FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity

Update benchmark_results.txt

Browse Source
This commit is contained in:
Konstantin Pavlov 2024-05-16 11:57:53 +03:00 committed by GitHub
parent 098067e1b0
commit 9f1f51c971
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
benchmark_projects/benchmark_results.txt
View File

@ -51,4 +51,4 @@ vivado_benchmark - 1m 39s ( Vivado 2023.1.2 ) - by dxp from electronix.ru foru
Laptop Core i7-8750H CPU @ 2.20GHz, 32Gb RAM, SSD Samsung 990, Windows 10
------------------------------------
vivado_benchmark - 5m 18s ( Vivado 2023.2 )
gowin_benchmark - 3m 01s ( Gowin_V1.9.9 )