FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity

Fixed header info in some testbenches

Browse Source
This commit is contained in:
Konstantin Pavlov 2020-02-25 15:38:02 +03:00
parent c189b88688
commit b8064ecef9
4 changed files with 24 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
adder_tree_tb.sv
View File

@ -1,7 +1,12 @@
//------------------------------------------------------------------------------
// adder_tree_tb.sv
// Konstantin Pavlov, pavlovconst@gmail.com
//------------------------------------------------------------------------------
// RXI - PIN400M // INFO ------------------------------------------------------------------------
// testbench for adder_tree.sv module // testbench for adder_tree.sv module
`timescale 1ns / 1ps `timescale 1ns / 1ps
module adder_tree_tb(); module adder_tree_tb();

7
leave_one_hot_tb.sv
View File

@ -1,7 +1,12 @@
//------------------------------------------------------------------------------
// leave_one_hot_tb.sv
// Konstantin Pavlov, pavlovconst@gmail.com
//------------------------------------------------------------------------------
// RXI - PIN400M // INFO ------------------------------------------------------------------------
// testbench for leave_one_hot.sv module // testbench for leave_one_hot.sv module
`timescale 1ns / 1ps `timescale 1ns / 1ps
module leave_one_hot_tb(); module leave_one_hot_tb();

7
pulse_gen_tb.sv
View File

@ -1,7 +1,12 @@
//------------------------------------------------------------------------------
// pulse_gen_tb.sv
// Konstantin Pavlov, pavlovconst@gmail.com
//------------------------------------------------------------------------------
// RXI - PIN400M // INFO ------------------------------------------------------------------------
// testbench for pulse_gen.sv module // testbench for pulse_gen.sv module
`timescale 1ns / 1ps `timescale 1ns / 1ps
module pulse_gen_tb(); module pulse_gen_tb();

7
pulse_stretch_tb.sv
View File

@ -1,7 +1,12 @@
//------------------------------------------------------------------------------
// pulse_stretch_tb.sv
// Konstantin Pavlov, pavlovconst@gmail.com
//------------------------------------------------------------------------------
// RXI - PIN400M // INFO ------------------------------------------------------------------------
// testbench for pulse_stretch.sv module // testbench for pulse_stretch.sv module
`timescale 1ns / 1ps `timescale 1ns / 1ps
module pulse_stretch_tb(); module pulse_stretch_tb();