FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Updated scripts

Browse Source
This commit is contained in:
Konstantin Pavlov 2022-06-06 09:52:10 +03:00
parent 2388fd3d54
commit b8af169ee5
3 changed files with 89 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
example_projects/testbench_template_tb/clean_modelsim.bat Normal file
View File

@ -0,0 +1,19 @@
@echo off
rem ------------------------------------------------------------------------------
rem clean_quartus.bat
rem Konstantin Pavlov, pavlovconst@gmail.com
rem ------------------------------------------------------------------------------
rem Use this file as a boilerplate for your custom clean script
rem for Modelsim projects
del /s /q .\transcript
del /s /q .\modelsim.ini
del /s /q .\start_time.txt
del /s /q .\vsim.wlf
del /s /f /q .\work\*
rmdir /s /q .\work\
pause
goto :eof

35
example_projects/vivado_fmax_test_prj_template_v3/clean_vivado.bat Normal file
View File

@ -0,0 +1,35 @@
@echo off
rem ------------------------------------------------------------------------------
rem clean_vivado.bat
rem published as part of https://github.com/pConst/basic_verilog
rem Konstantin Pavlov, pavlovconst@gmail.com
rem ------------------------------------------------------------------------------
rem Use this file as a boilerplate for your custom clean script
rem for Vivado/Vitis projects
SET PROJ=test
del /s /f /q .\%PROJ%.cache\*
rmdir /s /q .\%PROJ%.cache\
del /s /f /q .\%PROJ%.hw\*
rmdir /s /q .\%PROJ%.hw\
rem del /s /f /q .\%PROJ%.runs\*
rem rmdir /s /q .\%PROJ%.runs\
del /s /f /q .\%PROJ%.sim\*
rmdir /s /q .\%PROJ%.sim\
del /s /f /q .\.Xil\*
rmdir /s /q .\.Xil\
del /s /f /q .\*.jou
del /s /f /q .\*.log
del /s /f /q .\*.str
pause
goto :eof

35
example_projects/vivado_test_prj_template_v2/clean_vivado.bat Normal file
View File

@ -0,0 +1,35 @@
@echo off
rem ------------------------------------------------------------------------------
rem clean_vivado.bat
rem published as part of https://github.com/pConst/basic_verilog
rem Konstantin Pavlov, pavlovconst@gmail.com
rem ------------------------------------------------------------------------------
rem Use this file as a boilerplate for your custom clean script
rem for Vivado/Vitis projects
SET PROJ=test
del /s /f /q .\%PROJ%.cache\*
rmdir /s /q .\%PROJ%.cache\
del /s /f /q .\%PROJ%.hw\*
rmdir /s /q .\%PROJ%.hw\
rem del /s /f /q .\%PROJ%.runs\*
rem rmdir /s /q .\%PROJ%.runs\
del /s /f /q .\%PROJ%.sim\*
rmdir /s /q .\%PROJ%.sim\
del /s /f /q .\.Xil\*
rmdir /s /q .\.Xil\
del /s /f /q .\*.jou
del /s /f /q .\*.log
del /s /f /q .\*.str
pause
goto :eof