FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Added fresh submodule

Browse Source
This commit is contained in:
Konstantin Pavlov 2022-12-02 17:32:23 +03:00
parent f894f0997d
commit b93545503e
2 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
.gitmodules vendored Normal file
View File

@ -0,0 +1,3 @@
[submodule "vivado_design_space_explorer_template"]
path = vivado_design_space_explorer_template
url = https://github.com/pConst/vivado_design_space_explorer_template.git

1
vivado_design_space_explorer_template Submodule

@ -0,0 +1 @@
Subproject commit e84cd3f086e5bec9dbf372b257158e597272f584