FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Added quick shortcut for Modelsim compilation

Browse Source
This commit is contained in:
Konstantin Pavlov 2019-03-11 00:10:07 +03:00
parent fe43d58156
commit bea7cad324
1 changed files with 9 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
scripts/compile.sh Normal file
View File

@ -0,0 +1,9 @@
#!/bin/bash
# compile.sh
# Konstantin Pavlov, pavlovconst@gmail.com
#
# This is a support script for launching "Modelsim compile script" on Linux
vsim -do compile.tcl