mirror of
https://github.com/pConst/basic_verilog.git
synced 2025-01-14 06:42:54 +08:00
Added testbench screenshots
This commit is contained in:
parent
e68483d99a
commit
c2ec8d320d
BIN
pdm_modulator_tb.png
Normal file
BIN
pdm_modulator_tb.png
Normal file
Binary file not shown.
After Width: | Height: | Size: 89 KiB |
BIN
pwm_modulator_tb.png
Normal file
BIN
pwm_modulator_tb.png
Normal file
Binary file not shown.
After Width: | Height: | Size: 84 KiB |
Loading…
x
Reference in New Issue
Block a user