FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Added note on MIF file initialization

Browse Source
This commit is contained in:
Konstantin Pavlov 2022-02-20 06:39:03 +03:00
parent 343abf82f7
commit c3362fb4a2
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
true_dual_port_write_first_2_clock_ram.sv
View File

@ -54,10 +54,16 @@ module true_dual_port_write_first_2_clock_ram #( parameter
output [RAM_WIDTH-1:0] doutb
);
logic [RAM_WIDTH-1:0] BRAM [RAM_DEPTH-1:0];
logic [RAM_WIDTH-1:0] ram_data_a = {RAM_WIDTH{1'b0}};
logic [RAM_WIDTH-1:0] ram_data_b = {RAM_WIDTH{1'b0}};
// ONLY FOR QUARTUS IDE
// You can provide initialization in convinient .mif format
//(* ram_init_file = INIT_FILE *) logic [RAM_WIDTH-1:0] BRAM [RAM_DEPTH-1:0];
// either initializes the memory values to a specified file or to all zeros
generate
if (INIT_FILE != "") begin: use_init_file