FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Added opt scripts for Vivado

Browse Source
This commit is contained in:
Konstantin Pavlov 2024-03-12 17:52:08 +03:00
parent 4eae34a978
commit ccf136a5b9
2 changed files with 18 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
scripts/opt_design.tcl Normal file
View File

@ -0,0 +1,9 @@
#------------------------------------------------------------------------------
# opt_design.tcl
# published as part of https://github.com/pConst/basic_verilog
# Konstantin Pavlov, pavlovconst@gmail.com
#------------------------------------------------------------------------------
opt_design -directive ExploreWithRemap
opt_design -aggressive_remap -resynth_remap -propconst -bufg_opt -mbufg_opt

9
scripts/phys_opt_design.tcl Normal file
View File

@ -0,0 +1,9 @@
#------------------------------------------------------------------------------
# phys_opt_design.tcl
# published as part of https://github.com/pConst/basic_verilog
# Konstantin Pavlov, pavlovconst@gmail.com
#------------------------------------------------------------------------------
phys_opt_design -directive AddRetime
phys_opt_design -directive AggressiveExplore