FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity

Added DSE launch script

Browse Source
This commit is contained in:
Konstantin Pavlov 2020-05-22 14:47:06 +03:00
parent 05fd57f2b8
commit ea6833b63e
2 changed files with 24 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
scripts/clean_quartus.bat
View File

@ -1,13 +1,13 @@
@echo off
rem ------------------------------------------------------------------------------
rem clean.bat
rem clean_quartus.bat
rem Konstantin Pavlov, pavlovconst@gmail.com
rem ------------------------------------------------------------------------------
rem Use this file as a boilerplate for your custom clean script
rem for Quartus projects
SET PROJ=MY_PROLECT_NAME
SET PROJ=MY_PROJECT_NAME
rem Common junk files
del /s /q .\%PROJ%.qws

22
scripts/dse_quartus.bat Normal file
View File

@ -0,0 +1,22 @@
@echo off
rem ------------------------------------------------------------------------------
rem dse_quartus.bat
rem Konstantin Pavlov, pavlovconst@gmail.com
rem ------------------------------------------------------------------------------
rem This script runs DSE (Quartus Design Space Explorer)
rem compilation from commandline
rem Prior to run the script - open DSE and setup your discovery
SET PROJ=MY_PROJECT_NAME
quartus_dse ^
--terminate off ^
--num-parallel-processors 8 ^
--auto-discover-files on ^
--revision %PROJ% ^
%PROJ%.qpf ^
--use-dse-file %PROJ%.dse
pause
exit