FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Added JTAG server setup script

Browse Source
This commit is contained in:
Konstantin Pavlov 2020-04-23 18:03:21 +03:00
parent ec0bdd4948
commit eba4111ce1
1 changed files with 26 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

26
scripts/setup_jtag_server_quartus.bat Normal file
View File

@ -0,0 +1,26 @@
@echo off
rem ------------------------------------------------------------------------------
rem setup_jtag_server_quartus.bat
rem Konstantin Pavlov, pavlovconst@gmail.com
rem ------------------------------------------------------------------------------
rem this a quick setup script to enable remote jtag connections in Quartus IDE
rem script must be executed with administrator privileges
cd C:\IntelFPGA\17.0\quartus\bin64
echo current jtag server status
jtagserver --status
echo enabling remote clients with password "aaa"
jtagconfig --enableremote aaa
echo enabling automatic start for jtag server
jtagserver --start
echo please restart your server computer now
echo then connect to the server from a client
pause
exit