FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity

Fixes for delayed_event module

Browse Source
This commit is contained in:
Konstantin Pavlov 2020-11-03 11:23:37 +03:00
parent 2d2041a663
commit f5f3d32951
1 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
delayed_event.sv
View File

@ -15,13 +15,13 @@
// |
// | <---------- DELAY -------->
// | ___
// |___,___,___,___,___,___,___,___,___,___| |___,___,___, on
// |___,___,___,___,___,___,___,___,___,___| |___,___,___, on_event
// |
// |___,___,___,___,___,___,___,___,___,___,
// | , , , , , , , , , |___,___,___,___, before_event
// | ,___,___,___,___,___,___,___,
// |___,___,___| , , , , , , |___,___,___,___, before_event
// |
// |___,___, ___,___,___,___,
// | , |___,___,___,___,___,___,___,___| , , , , after_event
// |___,___,___ ___,___,___,___,
// | , , |___,___,___,___,___,___,___| , , , , after_event
// |
//
@ -42,9 +42,9 @@ delayed_event #(
--- INSTANTIATION TEMPLATE END ---*/
module pulse_gen #( parameter
module delayed_event #( parameter
DELAY = 32,
CNTR_WIDTH = $clog(DELAY)
CNTR_WIDTH = $clog2(DELAY)
)(
input clk, // system clock
input nrst, // negative reset
@ -56,7 +56,7 @@ module pulse_gen #( parameter
);
logic [CNTR_WIDTH-1:0] seq_cntr = DELAY;
logic [CNTR_WIDTH-1:0] seq_cntr = CNTR_WIDTH'(DELAY);
logic seq_cntr_is_0;
assign seq_cntr_is_0 = (seq_cntr[CNTR_WIDTH-1:0]=='0);