FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity

Add more stats

Browse Source
This commit is contained in:
Konstantin Pavlov 2022-11-16 17:42:14 +03:00
parent 257c7fdff7
commit f894f0997d
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
benchmark_projects/benchmark_results.txt
View File

@ -35,3 +35,8 @@ HyperThreading OFF
quartus_benchmark - 1m 58s ( Quartus Lite 20.1.1 )
vivado_benchmark - 4m 07s ( Vivado 2021.2 )
Intel i7 13700K, RAM 128GB, Windows 10
------------------------------------
quartus_benchmark - 2m 34s ( Quartus Lite 20.1.1 )
vivado_benchmark - 3m 47s ( Vivado 2022.1 )