FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity

Added prog script

Browse Source
This commit is contained in:
Konstantin Pavlov 2022-12-29 17:16:39 +03:00
parent 11ca69c348
commit fd3835448a
1 changed files with 17 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
scripts/prog_hw_vivado.tcl Normal file
View File

@ -0,0 +1,17 @@
#------------------------------------------------------------------------------
# prog_hw_vivado.tcl
# published as part of https://github.com/pConst/basic_verilog
# Konstantin Pavlov, pavlovconst@gmail.com
#------------------------------------------------------------------------------
# INFO ------------------------------------------------------------------------
# program script for Vivado
#
# call with
# vivado -nolog -mode batch -source prog_hw_vivado.tcl
connect_hw_server
open_hw_target [lindex [get_hw_targets] 0]
set_property PROGRAM.FILE main.bit [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]