FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
262 Commits 1 Branch 0 Tags
Commit Graph

3 Commits

Author SHA1 Message Date
Konstantin Pavlov
0475ea0398 Fix typo 2023-05-23 11:12:22 +03:00
Konstantin Pavlov
b81fda635d Fixed out[] initialization 2023-05-22 13:53:54 +03:00
Konstantin Pavlov
2e3551056b Updated debounce 2023-05-22 13:39:56 +03:00