FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
262 Commits 1 Branch 0 Tags
Commit Graph

4 Commits

Author SHA1 Message Date
Konstantin Pavlov
e68483d99a Added PDM modulator 2020-05-06 03:52:20 +03:00
Konstantin Pavlov
d5030cfb5d Updated pulse_gen to ver.2 2020-05-05 06:51:23 +03:00
Konstantin Pavlov
b8064ecef9 Fixed header info in some testbenches 2020-02-25 15:38:02 +03:00
Konstantin Pavlov
4150134587 Added pulse generator module 2020-02-07 02:28:00 +03:00