FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity
262 Commits 1 Branch 0 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
Konstantin Pavlov
5abae5370e Update Modelsim gitignore 2022-07-03 16:38:37 +03:00
Konstantin Pavlov
9203d17a63 Added cleaning scripts 2021-10-28 10:02:41 +03:00