FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
262 Commits 1 Branch 0 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
Konstantin Pavlov
fe43d58156 Drastically simplyfied universal SPI master 2019-03-11 00:08:56 +03:00
Konstantin Pavlov
f04430c7a8 Added universal spi master module 2019-02-22 23:33:58 +03:00