FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-02-04 07:12:56 +08:00
Code Issues Releases Wiki Activity
188 Commits 1 Branch 0 Tags
Commit Graph

4 Commits

Author SHA1 Message Date
Konstantin Pavlov
b8af169ee5 Updated scripts 2022-06-06 09:52:10 +03:00
Konstantin Pavlov
2388fd3d54 Removed obsolete files. Updated scripts 2022-06-01 17:53:44 +03:00
Konstantin Pavlov
322fa85652 Updated test projects to support dev boards 2022-04-05 18:35:04 +03:00
Konstantin Pavlov
a928a6c326 Updated Vivado test project to v2. Digilent Arty board does supported now 2022-03-30 19:40:12 +03:00