FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
35 Commits 1 Branch 0 Tags
Commit Graph

4 Commits

Author SHA1 Message Date
Konstantin Pavlov (pt)
0000b487e1 Uniform instantiation templates. Synch() renamed to StaticDelay() 2016-12-12 11:41:56 +03:00
Konstantin Pavlov (en)
2a3f609428 "Enable" input in DeBounce module 2016-01-19 19:23:27 +03:00
Konstantin Pavlov (pt)
78403cdec0 Added instantiation templates and testbenches for selected modules 2016-01-01 22:39:14 +03:00
Konstantin Pavlov (pt)
25b74793e0 Initial commit 2015-12-14 21:13:15 +03:00