FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
166 Commits 1 Branch 0 Tags
Commit Graph

3 Commits

Author SHA1 Message Date
Konstantin Pavlov
2d2041a663 Fixed usedw[] calculations in preview_fifo. Other minor fixes 2020-10-30 11:51:59 +03:00
Konstantin Pavlov
3ddb800544 Updated preview_fifo to support two word writes 2020-08-09 01:08:56 +03:00
Konstantin Pavlov
d2f436d5dc Added preview FIFO testbench 2020-07-09 16:09:20 +03:00