FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
250 Commits 1 Branch 0 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
Konstantin Pavlov
454f71e80e HLS template project and scripts update 2023-03-12 21:09:32 +03:00
Konstantin Pavlov
d046210740 Added Vitis HLS scripts and example 2023-02-24 06:01:53 +03:00