FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
211 Commits 1 Branch 0 Tags
Commit Graph

1 Commits

Author SHA1 Message Date
Konstantin Pavlov
3760990e5a Added UART-like shifters for for simple synchronous messaging inside the FPGA or between FPGAs 2020-12-18 16:14:10 +03:00