FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity
169 Commits 1 Branch 0 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
Konstantin Pavlov
b8064ecef9 Fixed header info in some testbenches 2020-02-25 15:38:02 +03:00
Konstantin Pavlov
a733fc5382 Added leave_one_hot module 2019-07-28 14:08:17 +03:00