FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
174 Commits 1 Branch 0 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
Konstantin Pavlov
eb69a3a374 Added project archieving for Quartus post-flow script 2020-10-30 11:48:19 +03:00
Konstantin Pavlov
6b99e1fdab Added script to program Altera/Intel devices 2019-10-02 13:40:27 +03:00