This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
basic_verilog
Watch
1
Star
0
Fork
0
You've already forked basic_verilog
mirror of
https://github.com/pConst/basic_verilog.git
synced
2025-01-28 07:02:55 +08:00
Code
Issues
Releases
Wiki
Activity
171
Commits
1
Branch
0
Tags
Commit Graph
1 Commits
Author
SHA1
Message
Date
Konstantin Pavlov
5a05b4df56
Added helper script to launch and initialize system console
2019-05-24 14:16:41 +03:00