FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
251 Commits 1 Branch 0 Tags
Commit Graph

3 Commits

Author SHA1 Message Date
Konstantin Pavlov
2388fd3d54 Removed obsolete files. Updated scripts 2022-06-01 17:53:44 +03:00
Konstantin Pavlov
8d956479da Added Fmax computation script for Xilinx Vivado 2022-05-01 15:01:47 +03:00
Konstantin Pavlov
261e0565cf Added Vivado initialization code 2021-08-18 16:31:19 +03:00