FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity
251 Commits 1 Branch 0 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
Konstantin Pavlov
b6028753ef Minor tcl script fixes 2019-03-30 18:16:28 +03:00
Konstantin Pavlov
732a6883d5 Added scripts directory. Added SOF to RBF converter 2019-03-10 20:35:09 +03:00