FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-02-04 07:12:56 +08:00
Code Issues Releases Wiki Activity
127 Commits 1 Branch 0 Tags
Commit Graph

2 Commits

Author SHA1 Message Date
Konstantin Pavlov
1840a5a8ca Updated post flow script for Vivado 2020-04-07 14:14:19 +03:00
Konstantin Pavlov
066fd2f5dc Added Vivado post-flow script boilerplate 2019-06-28 03:18:13 +03:00