FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
218 Commits 1 Branch 0 Tags
Commit Graph

1 Commits

Author SHA1 Message Date
Konstantin Pavlov
8d3ea380a9 added script to set project directory in Vivado 2020-04-07 14:30:32 +03:00