FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
200 Commits 1 Branch 0 Tags
Commit Graph

4 Commits

Author SHA1 Message Date
Konstantin Pavlov
864a6900b9 More README fixes 2022-05-16 19:39:38 +03:00
Konstantin Pavlov
8d569ce7a1 Fixed READMEs 2022-05-16 19:29:41 +03:00
Konstantin Pavlov
937edbeb98 Added recursive build script 2021-11-09 14:47:29 +03:00
Konstantin Pavlov
2499f3a2ea Added Intel HLS scripts and boilerplate 2021-11-03 17:45:33 +03:00