FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity
49 Commits 1 Branch 0 Tags
Commit Graph

1 Commits

Author SHA1 Message Date
Konstantin Pavlov
f04430c7a8 Added universal spi master module 2019-02-22 23:33:58 +03:00