FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
210 Commits 1 Branch 0 Tags
Commit Graph

3 Commits

Author SHA1 Message Date
Konstantin Pavlov
7f1454e6f7 Updated TCL scripts 2019-07-28 12:26:13 +03:00
Konstantin Pavlov
b6028753ef Minor tcl script fixes 2019-03-30 18:16:28 +03:00
Konstantin Pavlov
80bcda370b Added a bunch of TCL scripts 2019-03-30 18:01:20 +03:00