Implementing a Simple PicoBlaze Design in Vivado

Ken Chapman – 25th June 2014

This Document


This document is a worked example of a procedure that shows how to set up a PicoBlaze project in Vivado. The example is based on the 'uart6_kc705' reference design provided in the KCPSM6 package but it is presented in a way that pretends that it is a design being created from scratch as if it were your own design.

This document is NOT intended to be replacement for all of the formal Vivado documentation or training courses. Neither is it intended to teach you how to write VHDL, Verilog, XDC or PSM files. It is purely focussed on mechanisms to implement a design containing PicoBlaze successfully when using Vivado.

	This is my first experience of using PicoBlaze	I have implemented PicoBlaze designs before
This is my first experience of using Vivado	Whether you are an experienced designer or a novice, following the steps presented in this document should be a useful exercise. However, don't expect 'PicoBlaze' to teach you everything about FPGA design or Vivado. Before you start, look at the first 30 pages of the 'KCPSM6 User Guide' provided in the KCPSM6 package. These introduce you to PicoBlaze and show you a step by step guide to creating a PicoBlaze design. When you then use Vivado you can decide whether to use one of the reference designs provided or try to implement something of your own.	Following the steps presented in this document should give you a feel for Vivado and help to get you started. The 'uart6_kc705.xdc' reference design constraints file could well be your first experience of XDC (rather than UCF). Take time to appreciate the directory structure of a Vivado project and see the scheme presented so that your assembled program is used by the project (starting on page 14). You've probably used JTAG Loader in the past so read about the issue with 'Hardware Manager' on page 23.
I have implemented designs using Vivado.	You probably don't need most of this document! Begin with learning a bit more about PicoBlaze; the first 30 pages of the 'KCPSM6 User Guide' provided in the KCPSM6 package introduce PicoBlaze and show you how to include PicoBlaze in your hardware design. The one area that you need to consider most when incorporating PicoBlaze into your Vivado design flow is the way in which the Assembler generates the program memory file. Review pages 14 to 18 of this document to appreciate the requirement so that your flow is also suitable.	As you know, the KCPSM6 Assembler generates the program memory definition file. Each time you modify your PSM code and re-run the assembler that file is updated. Establishing a scheme in which Vivado uses the updated file is really the key to success. Take a look at pages 14 to 18 of this document to appreciate the requirement so that your flow is also suitable. Also be aware of the issue with 'Hardware Manager' described on page 23.

Please note: The images shown throughout the following pages will only show the significant areas of each screen and describe the particular things that you are required to do. Except for the example below, screens that only present supplementary information will not be shown and it is assumed that you will just observe them and continue. Likewise, except for the example below, a 'Next' button will not be shown and it is expected that you will just click 'Next' to continue when you are ready to do so.

This sequence was captured using Vivado 2014.1 so there may be some differences when using a later version.



This sequence illustrates the **creation** of a design called 'uart6_kc705' which is a UART reference design for the KC705 Evaluation Platform. The source files are provided for you in the 'UART_and_PicoTerm\KC705_design' directory of the PicoBlaze package. Although the source files are provided (and you can make use of them), the object is to show you how you would create a PicoBlaze design from scratch in a Vivado project. So please pretend that you are creating the design from scratch (and then cheat by copying from the files provided as you play along C). Seriously, there are key points to be observed and learnt from rebuilding the reference design in this way.

💫 New Project	
Project Name	
Enter a name for your project and specify a directory where the project data files will be stored	
Project name: uart6_kc705	Enter a name for your project.
Project location: C:/Designs_Vivado_2014_1	This example is the UART reference design that is
Create project subdirectory	presented on the KC705 Evaluation Platform and provided in the PicoBlaze package contained in the
Project will be created at: C:/Designs_Vivado_2014_1/uart6_kc705	'UART_and_PicoTerm\KC705_design' directory.

🚴 New Project	×
Project Type	
Specify the type of project to create.	A
<u>R</u> TL Project You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synth planning and analysis.	hesis, implementation, design
Do not specify sources at this time	
×	

Even though you might be going to reuse code provided in the reference design we will pretend that we are creating a design from scratch. So do check this box before you continue.

This will be an RTL project (VHDL in this example).

Observation – Selecting this option and creating design files later will have a distinct impact on the directory structure that Vivado creates for your project and where each source file will be located. This becomes relevant when we reach the point of assembling the PicoBlaze as you will see later.

Select the target device (under 'Parts) or a target board (under 'Boards').

In this case the design will target the XC7K325T device on the KC705 Evaluation Platform so it is easier to select the board.

						— ×
Default Part Choose a default Xilinx part or board f	or your project. This ca	n be changed la	ater.			
Specify Filter	_		15 Evaluation Platform	r		
Search: Q-						
Display Name	Vendor	Board Rev	Part	I/O Pin Count	File Version	Availab IOBs
Kintex-7 KC705 Evaluation Platform	xilinx.com	1.1	xc7k325tffg900-2	900	1.0	500

New Project Summary

The Vivado project has been created and we are ready to start designing.


A new RTL project named 'uart6_kc705' will be created.

Click 'Finish' to continue


 The default part and product family for the new project: Default Board: Kintex-7 KC705 Evaluation Platform Default Part: xc7k325tffg900-2 Product: Kintex-7 Family: Kintex-7 Package: ffg900 Speed Grade: -2

< Back	Next >	Finish	Cancel
--------	--------	--------	--------


You may be interested to use Windows Explorer to see the start of a directory structure for your project.



You should now have an empty looking project that looks something like this...



We will now create some design files. Even if you are going to adopt some reference code, let's continue to pretend that we are creating a design from scratch. As previously stated, the ways files are created and added to a project will impact the directory structure of a Vivado project and where Vivado locates the files. So until you become familiar with using Vivado it is probably best to continue following the sequence presented so that everything works out the same way the first time.



🚴 Add Sources

Add or Create Design Sources

Specify HDL and netlist files, or directories containing HDL and ne to your project.

Select the 'Create File' option to make a new file.

Add Files... Add Directories... Create File...

We are using the 'Create File' option as we are at least pretending to be creating a design from scratch.

Right click in the 'Sources' window and select 'Add Sources...'

Then select 'Add or Create Design Sources'

Add Sources

This guides you through the process of adding and creating sources for your project

- Add or Create Constraints
- Add or Create Design Sources
 - Add or Create Simulation Sources

To begin with we will only define the top level file for the design.

🚴 Create Sourc	ce File		
Create	a new source file and add it to your project		
File type, name	and location		
<u>File type:</u>	M VHDL	-	Specify HDL language and a
File name:	uart6_kc705	-	top level file
Fil <u>e</u> location:	Si <local project="" to=""></local>		name for the design
	\backslash		

We will continue with the default option of files being stored locally within the project and then we will see where Vivado puts them. However, you can see that this is where you may choose to locate your source file somewhere else (but then you will become responsible for managing them!).

🚴 Add Sources


Add or Create Design Sources

Specify HDL and netlist files, or directories containing HDL and netlist files, to your project.

Index	Name	Library	Location
1	uart6_kc705.vhd	xil_defaultlib	<local project="" to=""></local>

dd Files	Add Directories	<u>C</u> reate File
< <u>B</u> ack	Next > Einish	Cancel

The new file is listed and we could go on to create some more files before we continue. In this case we just click 'Finish' to continue with the one file we have defined.




When creating a file from scratch the module definition GUI can help you create the initial structure for your code but this is completely optional.

In this example all the simple I/O of the UART reference design have been entered but you can clock 'Ok' at anytime to continue. You can always add or modify your I/O by editing the HDL in the usual way later on.

Sources		
🔍 🛣 😂 🖄		
Design Sources (vioral (uart	6_kc705.vhd)
Constraints Simulation Source		

Windows Explorer shows us how the directory structure of the project has developed and where our newly created file has been located.




Unsurprisingly and logically Vivado has created the file in a directory called 'new'. At least we know where it is ⁽³⁾

Your file will then appear as the top level file in the 'Sources' window of the project.

Double click on the file name and the file will be opened in a window where you can view and edit it. In this example we can see how the entity and the fundamental structure of the VHDL file has already been generated by Vivado based on the I/O previously specified.

Project Summary × Muart6_kc705.vhd ×



At this point we would start to write code to define the PicoBlaze design. Pages 5 to 20 of the KCPSM6 User Guide show you the fundamental steps to include KCPSM6 in a design. Likewise, the UART6 User Guide show you how to include the UART macros in a design and connect them to KCPSM6. To make your life easier the KCPSM6 package contains reference code and reference designs so most of your design work is reduced to simple copy-and-paste tasks.


The ultimate copy-and-paste! In this example the entire contents of the 'uart6_kc705.vhd' reference design were copied and pasted into in to the Vivado editor window and then the file was saved.

The alternative way to achieve this complete replacement would be to physically replace the 'uart6_kc705.vhd' file in the 'new' directory of the Vivado project with a copy of the reference design provided in the KCPSM6 package.


C:/De	signs_Vivado_2014_1/uart6_kc705/uart6_kc705.srcs/sources_1/new/uart6_kc705.vhd
74 -	
75	
76 6	entity uart6_kc705 is
77	Port (uart_rx : in std_logic;
78	uart_tx : out std_logic;
79	clk200_p : in std logic;
80	clk200 n : in std logic);
81	end uart6 kc705;

Whether (like me) you cheated or really did write your design from scratch then the keys points are that you will now have a design file in the 'new' directory of the Vivado project that contains instantiations of KCPSM6 and a program memory with a name that will be associated with a PSM program. Like in this reference design, you may also have instantiated the UART macros if you need them.

kcpsm6




First we will add the files that define KCPSM6 and the UART macros to the Vivado project. We would never want to create these files from scratch so we will add them to the project as pre-existing files. The files are provided in the KCPSM6 package (i.e. ZIP file) but obviously you need to know where they are located on your PC so that you can tell Vivado where to find them.




The reason for showing you this directory structure will become apparent after the files have been added to the project.



'kcpsm6.v' is contained the Verilog subdirectory.



Select a file and click 'Ok' ...




The file will appear on the list of files to be added to the project.

	to your p	project.		
	Index	Name	Library	Location
h	1	kcpsm6.vhd	xil_defaultlib	C:/PicoBlaze

Click on 'Add Files' again to repeat the procedure until you have added all the files needed to the list.





Hint – If more than one to be added to the project is contained in the same directory then you can cold the 'Ctrl' and click to select additional files and add them in one go. This example shows both of the UART macros being selected at the same time.



	🚴 Add Sources	— ×
Here we see the list showing the three files to	Add or Create Design Sources Specify HDL and netlist files, or directories containing HDL and netlist files, to add to your project. Create a new source file on disk and add it to your project.	
Check this box so that copies of these files will be made and copied into the project. This is optional but if you decide to keep files in other locations do remember that you become responsible for managing them.	Index Name Library Location 1 kcpsm6.vhd xil_defaultib C:/PicoBlaze 2 uart_rx6.vhd xil_defaultib C:/PicoBlaze/UART_and_PicoTerm 3 uart_tx6.vhd xil_defaultib C:/PicoBlaze/UART_and_PicoTerm Add Files Add Directories Create File Scan and add RTL include files into project Image: Copy sources into project V Add sources from subdirectories Add sources from subdirectories Image: Copy sources into project	× *
Click 'Finish' to continue	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Ca	ancel

The hierarchy of the project updates to reflect that three of the components have been resolved and now have sources






Hopefully you are beginning to appreciate that the way in which you create or add files to a Vivado project will determine where Vivado will store them in the project directory structure. This does become significant as we move on to defining a PicoBlaze program memory.

PicoBlaze Program Memory

As described on page 11 of the KCPSM6 User Guide, the KCPSM6 Assembler will read and assemble your PSM code and generate a VHDL or Verilog file of the same name that defines the programme memory for your design. So once we have written some PSM code we can assemble and generate the last HDL source file to complete the definition of this design. (with the help of a 'ROM_form' template)



The easiest and most straightforward way to assemble PSM code is to place the PSM code together with a copies of the KCPSM6 Assembler and a 'ROM_form' template into the same directory and simply run the assembler . Depending on the 'ROM_form' template provided, the assembler will generate a VHDL or Verilog file of the same name as the top level PSM file. Although rather obvious, it is important to recognise that the HDL file is also generated in the same directory.

ROM_form_JTAGLoader_Vivado_2June14.vhd ROM_form_JTAGLoader_Vivado_2June14.v

When using Vivado, the default 'ROM_form' template should be a copy of one of these files (or possibly one with a later date) provided in the KCPSM6 package. Make a copy of the file of the desired language and name it 'ROM_form.vhd' or 'ROM_form.v' as appropriate.

Although it is easy to generate an HDL memory definition file and then to add it to a Vivado project, we should remember that it is also highly likely that we will want to modify the PSM code in the future (i.e. as a program is being developed). Each time the assembler is run, the HDL file in the same directory is updated (overwritten). However, we also need Vivado to use the updated file; not to continue using the a copy of an older version that it imported the first time. This is the reason why it has been useful to know where Vivado creates and stores files. With this knowledge it is possible to set up a simple scheme in which the file generated by the assembler is the one used by Vivado.

Please note that the scheme described is just one way to implement a PicoBlaze design when using Vivado. As you become more familiar with using Vivado and the KCPSM3 Assembler then you may decide that a different scheme is better suited to your way of working. Just make sure that whatever scheme you choose to use in the future correctly supports updates as well as the initial build.

In the same way that we created a top level design file, this scheme will initially 'create' a file as if it were being written from scratch. In this way the file will be added to the project and located in the 'new' directory.

Sources		_ 0] Ľ ×
🔍 🛣 😂 🖬 🔂 🗿 🛃			
might program_rom - aut tx - uart_tx6 - low	6 - lo to_b	w_level_definition (kcpsm6.vhc	i)
	15	Properties	Ctrl+E
		Hierarchy Update	•
	Ø	Refresh Hierarchy	
		IP Hierarchy	•
		Edit Constraints Sets	
		Edit Simulation Sets	_
Hierarchy Libraries Compile	8	Add Sources	Alt+A
& Sources 💡 Template	S		

🚴 Add Sources

Add or Create Design Sources

Specify HDL and netlist files, or directories containing HDL and ne to your project.

Index	Name	Library	Location	
Sele	ct the ' C	reate File	e' option to	make a new file
				¥

Right click in the 'Sources' window and select 'Add Sources...'

Then select 'Add or Create Design Sources'

Add Sources


This guides you through the process of adding and creating sources for your project

Add or Create Constraints

- Add or Create Design Sources
 - Add or Create Simulation Sources

Specify the name for the program definition file. This name *must* match... i) The name of the top level PSM file name.

ii) The name of the component defined in the design.




We will continue to use the default option but clearly Vivdao is presenting you with options to modify the scheme.

🚴 Add Sources


Add or Create Design Sources

Specify HDL and netlist files, or directories containing HDL and netlist files, to ϵ to your project.

	Index	Name	Library	Location
(h)	1	auto_baud_rate_control.vhd	xil_defaultlib	<local project="" to=""></local>




Initially the hierarchy in the 'Sources' window reflects that the program memory is undefined but this is only because the file is still almost empty.




The new program memory file is listed so just click 'Finish' to continue.



The KCPSM3 assembler is really going to define the program memory so we don't need to waste time specifying the I/O ports and can just click 'OK' and then 'Yes' to continue.






The important thing is that a place keeper for the program memory definition file has been created in the 'new' directory and that file is associated with the Vivado project.

auto_baud_rate_control.vhd


uart6_kc705.vhd




Assemble the PSM file...

a kcpsm6.exe	the top le
KCPSN6 Assembler v2.70 Ken Chapman - Xilinx Ltd - 16th May 2014	open, ass there are
Reading top level PSM file C:\Designs_Uivado_2014_1\uart6_kc705\uart6_kc705.srcs\sources_1\new\auto_baud_rate_control.psm	
Including PSM files C:\Designs_Uivado_2014_1\uart6_kc705\uart6_kc705.srcs\sources_1\new\uart_interface_routines.psm	Name
A total of 777 lines of PSM code have been read	kcps 🥋
Checking line labels Checking CONSTANT directives	🔳 auto
Checking STRING directives Checking TABLE directives	🛎 uart_
Checking instructions Writing formatted PSM files	🛎 auto
C:\Designs_Uivado_2014_1\uart6_kc705\uart6_kc705.srcs\sources_1\new\auto_baud_rate_control.fmt C:\Designs_Uivado_2014_1\uart6_kc705\uart6_kc705.srcs\sources_1\new\uart_interface_routines.fmt	auto 🔤
Expanding text strings Expanding tables	art_
Resolving addresses and Assembling Instructions Last occupied address: 294 hex	auto
Nominal program memory size: 1K (1024) address(9:0) Occupied memory locations: 661 Assembly completed successfully	KCP:
Writing LOG file	🛎 auto
C:\Designs_Vivado_2014_1\uart6_kc705\uart6_kc705.srcs\sources_1\new\auto_baud_rate_control.log Writing HEX File	I ROM
C:\Designs_Uivado_2014_1\uart6_kc705\uart6_kc705.srcs\sources_1\new\auto_baud_rate_control.hex Writing UHDL file C:\Designs Uivado 2014 1\uart6 kc705\uart6 kc705.srcs\sources 1\new\auto baud rate control.vhd	🛎 uarté
Complete with 0 Errors	

Hint – A very quick way to run the assembler is to 'drag and drop' the top level PSM file over 'kcpsm6.exe'. The Assembler will open, assemble the program and close automatically (as soon as there are no syntax errors in the PSM code).



The assembler will generate LOG, HEX and FMT files, but most significantly of all, it will overwrite the HDL memory definition file. Now that the assembler has generated a real program memory definition file the hierarchy in the 'Sources' window reflects that the design is complete. The default 'ROM_form' template includes JTAG Loader so that has also appeared in the hierarchy.



If you select a file in the 'Sources' window then the 'Source File Properties' window tells you where the file is located and the date and time that it was last modified. This is a convenient way to check that program memory definition file is being updated when you re-run the assembler.

In this example the 'program_rom' defined by 'auto_baud_rate_control.vhd' has been selected . As expected, it is located the 'new' directory of the project and the 'Modified' date and time stamp (Today at 10:22:49 AM).

Modified: Today at 10:51:16 AM

Re-running the assembler updates the 'auto_baud_rate_control.vhd' file and, after a few seconds, Vivado reacts to the change in one of its source files and this is reflected by a new 'Modified' date and time stamp (Today at 10:51:16 AM).

Constraints

Finally, we need to provide some design constraints. This document only shows how to create an XDC file for your Vivado project. It is beyond the scope of this document to explain the details and syntax of XDC constraints, but in simple terms, constraints must at least define which device pins inputs and outputs will be connected to and the performance that the design must meet.

Sources		-	ΠœΧ
🔍 🛣 😂 🖬 🔂 📗 🛃			
·····································	n6 - lov uto_ba ader.j w_leve	oral (uart6_kc705.vhd) (4) w_level_definition (kcpsm6.v ud_rate_control - low_level tag_loader_6_inst - jtag_loa el_definition (uart_tx6.vhd) el_definition (uart_rx6.vhd)	definition (a
	15	Properties	Ctrl+E
		Hierarchy Update	•
	ø	Refresh Hierarchy	
		IP Hierarchy	
< III		Edit Constraints Sets	
Hierarchy Libraries Compile		Edit Simulation Sets	

Right click in the 'Sources' window and select 'Add Sources...'


This time select 'Add or Create Constraints'


Add Sources

This guides you through the process of adding and creating sources for your project

- Add or Create Constraints
 - Add or Create Design Sources
 - Add or Create Simulation Sources

🚴 Add Sources					
Add or Creat Specify or cr		t s files for physical and timing constraint to a	d to your project.		
Specify constrai	int set: 🛅 cor	nstrs_1 (active)			
		×		e' option to make a new file.	
Page 19		Add Files Create File	Again this is at le © Copyright 2014 Xilir	east pretending to be creating a design from	scratch.






Size: Modified: 5.8 KB

Today at 13:45:49 PM

📚 Run Synthesis	Implementing the design and generating the configuration BIT file
Run Implementation	Assuming that your design synthesises, implements and generates a bit
🔚 Generate Bitstream	stream successfully then you are ready to configure your device.
Configuring the device	Vivado provides 'Hardware Manager' which is shown below. However, there is an issue that

Vivado provides 'Hardware Manager' which is shown below. However, there is an issue that you should be aware of when using Vivado (up to and including at least version 2014.2).



Make sure your target is connected and powered and then Click on 'Open Target' and then select 'localhost...'

Hardware			Debug Probes
< 🔀 🖨 🛃 🕨 🕨 🔳			🔍 🛣 🖨 🛃
Name		Status	
🖃 🚪 localhost (1)		Connected	
⊡ · ∭ ∕ xilinx_tcf/Digilent/21020334004	3A (1) Open	
🖻 🔷 xc7k325t_0 (1) (active)		Drogrammod	
🛄 🔯 XADC (System Monitor)	6	Hardware Device P	roperties
	<u>ک</u>	Program Device	
	Ø	Refresh Device	
	¢\$	Add Configuration	Memory Device
		Export to Spreadsh	neet
🚴 Program Device			X
V Programming the device			
		52%	The device
		Background	In this over

Once the connection is made, right click on the target device and select 'Program Device'.

Check that Vivado has identified the correct BIT file (or manually select the file you want to use) and then click 'Program'.

	tream programming file and download it to your hardware device. You can optionally select as file that corresponds to the debug cores contained in the bitstream programming file.	а
Bitstre <u>a</u> m file:	C:/Designs_Vivado_2014_1/uart6_kc705/uart6_kc705.runs/impl_1/uart6_kc705.bit	3
Debug Probes file:	C:/Designs_Vivado_2014_1/uart6_kc705/uart6_kc705.runs/impl_1/debug_nets.ltx	

🚴 Program Device		23
X Programming the device	52%	<u>C</u> ancel Background

e should be configured and PicoBlaze should become active.

In this example, communication via the USB/UART should result in something being displayed on the terminal (e.g. PicoTerm).

PicoTerm.exe



Automatic BAUD Rate Control and Software Delay Loop Tuning

```
Assembly Date: 20 Jun 2014 Time: 16:46:55
Assembler Version: v2.70
Hardware Design: A
```

Calculation of values used to define the BAUD rate

```
Declared clock frequency (MHz) = C8 Hex
Converted clock frequency (Hz) = OBEBC200 Hex
'set_baud_rate' value = 6C Hex
```

Calculation of software delay values

```
Declared clock frequency (MHz) = C8 Hex

Clock cycles for 1us delay = C8 Hex

'1us_delay_count' value = 31 Hex

Clock cycles for 1ms delay = 030D40 Hex

'1ms_delay_count' value = 8235 Hex
```

Simple timer using the 1ms software delay loop

Press 'S' key to start timer

(Press 'R' key to stop/reset timer)

00:00 00:01

00:02

00:02

00:04

If you have been reconstructing the 'uart6_kc705' reference design 'as is' then with PicoTerm suitably connected to a KC705 board the design should come to life as shown here.

The 'auto_baud_rate_control.psm' program provided with the 'uart6_kc705' reference design ultimately implements a simple minutes and seconds timer. However, this timer is really just a way to demonstrate the more significant code which sets the BAUD rate of the UART and adjusts software delay loops to reflect the frequency of the clock provided to KCPSM6.

For more details please review the descriptions contained in the source files and refer to the following document provided in the KCPSM6 package....

'UART6_User_Guide_and_Reference_Designs_30Sept14.pd'

If your own design doesn't do exactly what you were expecting then you may have encountered the issue caused by 'Hardware Manager' which is covered on the following pages.

Known Issue - Post-configuration issue caused by Vivado 'Hardware Manager' (up to and including at least version 2014.2)

'JTAG Loader' provides a way to upload a new PicoBlaze program to program memory within an active device. It facilitates rapid development of PSM code as well as ad hoc experiments (e.g. loading special programs to test, monitor and diagnose hardware issues etc.). It s for these reasons that JTAG Loader is provided as an option in the development 'ROM_form' template and it is generally recommended that you should enable this feature when developing designs.

The 'uart6_kc705' reference design illustrated in this document does enable the JTAG Loader feature as shown in this abstract of the 'uart6_kc705.vhd' file.

Development Program Memory JTAG Loader enabled for rapid code development.
program_rom: auto_baud_rate_control
generic map(C_FAMILY => "7S",
C_RAM_SIZE_KWORDS => 2, C_JTAG_LOADER_ENABLE => 1) port map(address => address, enabled
instruction => instruction,
<pre>enable => bram_enable,</pre>
rdl => rdl,
$clk \Rightarrow clk$:

After 'Hardware Manager' has finished configuring the device it interrogates the internal BSCAN ports of the device to discover if there are any Xilinx IP cores present in the design. Unfortunately this process does not respect the 'USER' addresses assigned to each BSCAN primitive and this interrogation interferes with the 'JTAG Loader' circuits in such a way that it results in corruption of the program memory contents. Hopefully this undesirable behaviour will be resolved in later version of Vivado. On a positive note, the corruption is limited to program address 003 which is always cleared. Op-code 00000 hex is a 'LOAD s0, s0' instruction which is ultimately has no effect on the contents of registers or flags but that is of little comfort if the instruction it replaced was means to do something!

Workarounds

There is nothing fundamentally wrong with the configuration image (BIT file) so there would be no issues when a production design is configured in an embedded system (e.g. from an image held in Flash memory). As such, this issue only tends to impact operation during design development but that can lead to confusion exactly when you don't need to be confused! Fortunately there are some workarounds...

a) Adjust the PSM code such that memory location 003 is not used by the program. A example of suitable code to place at the start of your program is shown below.

```
JUMP cold_start ;Avoid address 003 on start up
JUMP cold_start
JUMP cold_start
JUMP cold_start ;Address 003
;
cold_start: <normal program code starts here>
```

- b) Configure the device using iMPACT from ISE. (Note that ChipScope Analyser has the same issue as 'Hardware Manager').
- c) Refresh the program memory using JTAG Loader.
 Just be aware of anything nasty the initial execution of the corrupted program may have done.
- d) Disable JTAG Loader. Of course this also inhibits rapid code development!

Updating your PicoBlaze program using JTAG Loader


When you are developing a KCPSM6 program it only takes a few seconds to assemble the modified PSM code and generate a new VHDL or Verilog file defining the new contents of the program memory. Although it doesn't take tool long to run a small design through Vivado synthesis and implementation again process a small design it soon becomes tiresome and unproductive. JTAG Loader is a mechanism that enables you to load a newly assembled program (in the form of a HEX file) directly into the program memory inside the 7-Series or UltraScale device whilst it remains configured and active with your design. This ability to assemble and execute a modified program in less than 15 seconds enables you to develop code in a very interactive way as well as facilitating experiments (e.g. loading different programs on a temporary basis simply to test something).

As shown on the previous page, your design (like the reference design) needs to instantiate the development program memory with JTAG Loader enabled (i.e. C_JTAG_LOADER_ENABLE => 1). This will insert the small JTAG Loader circuit in the design that connects the second port of the BRAM(s) that form the program memory to the BSCAN primitive. The 'JTAG_Loader' utility program then communicates with the device using JTAG to control the BSCAN primitive and load (or read back) a program HEX file.


Note – The JTAG Loader utility uses the drivers and files associated with ChipScope which are in tern part of an ISE installation. So at the time of writing it is required that you have an installation of ISE as well as Vivado.

In order that JTAG Loader can operate correctly it must also know where ISE has been installed and this is achieved by setting the PATH and a XILINX environment variable.

As shown in this example, it is probably easiest if you create a batch file which sets the environment variables and then runs JTAG Loader specifying the assembled HEX file which is to be loaded into the program memory.



```
REM Upload program HEX using JTAG Loader
JTAG_Loader_Win7_64.exe -1 auto_baud_rate_control.hex
```




If you see a message like this then you still need to define your PATH appropriately. For example, with a default installation of ISE v14.7 your PATH is required to include C:\Xilinx\14.7\ISE_DS\ISE\lib\nt64;

> JTAG_Loader_Win7_64.exe The XILINX environment variable is not set or is empty.

If you see a message like this then you still need to set a XILINX environment variable appropriately. For example, with a default installation of ISE v14.7 you should set XILINX=C:\Xilinx\14.7\ISE_DS\ISE

KCPSM6 Simulation

Along with the rest of a design, KCPSM6 can be simulated in Vivado.Simulation .




When the simulator opens for the first time the only signals shown in the waveform window are the inputs and outputs of the top level design (i.e. the I/O pins of the device). KCPSM6 simulation becomes more interesting and informative if you add internal signals to the waveform viewer. A very useful signal to observe is the program 'address' as that tells you what instructions KCPSM6 is executing and this can be compared with the Assembler LOG file. The KCPSM6 macro also includes some simulation only signals to help you more directly so look for 'kcpsm6_opcode' and 'kcpsm6_status' which are text strings that decode and display the instruction being executed and the status of the flags. 'sim_s0' through to 'sim_sF' enable you to observe the contents of the registers s0 through to FF so pick the ones of relevance to the PSM code being examined. Note there is more about simulation pages 45-46 of 'KCPSM6_User_Guide_30Sept14.pdf'.

and select the KCPSIME	processor		Locate and select t	he Objects	s' of interest		
Behavioral Simulation - F	unctional sim 1 at	esthench uart6 kc701	5				
	uncuonar - sim_1 - t			/			
Scopes			Objects	/ –		🔄 🔛 testbe	
🔍 🛣 🖨 🔲 🎯 🖃	G 🔲 🎯 🖃 fi	×) C		6 6		⇒ ∎	
Name	Design Unit	Block Type	Name	Value	Data Typ 🕈	Rame	
🖃 🌒 testbench_uart6_kc70	5 testbench_uart	VHDL Entity	🕀 📲 feed_pointer	00010	Array		
🖻 · 💷 uut 🚽	uart6_kc705(B	VHDL Entity	🗄 📲 stack_pointer	00000	Array	<u></u> <td< td=""><td></td></td<>	
😟 💷 processor	kcpsm6(low_le	VHDL Entity	🗄 📲 stack_pointer	00011	Array	🔍 🖓 🤆	
🗄 💷 program_rom	auto_baud_rat	VHDL Entity	🗄 📲 stack_pointer[00010	Array	Kana ka	
🗄 📲 tx	uart_tx6(low_l	VHDL Entity	🗉 🌃 kcpsm6_opcod	"JUMP NZ, 0	Array		
🗄 - 🛄 rx	uart_rx6(low_l	VHDL Entity	🗉 🌃 kcpsm6_status	"A,NZ,NC,ID .	Array		
			sim_s0[7:0]	00111000	Array		
			🗉 📲 sim_s1[7:0]	11111111	Array	NOP 1	
			🗉 📲 sim_s2[7:0]	0000000	Array	▶ 🖬 🖽 🛃	
			🗉 📲 sim_s3[7:0]	0000000	Array	🗠 🖽 🦌	Right click and select
			🗄 📷 sim_s4[7:0]	0000000	Array 🗖	🖻 🖽 🤹 k	'Add To Wave Window'
			😐 🍯 sim_s5[7:0]	01001010	Array		
			😐 🍯 sim_s6[7:0]	0000000	Array 🗮	Regi	
			🗉 🍯 sim_s7[7:0]	000000	Add To Wave W	/indow	
			😐 🍯 sim_s8[7:0]	000000			
			😐 🍯 sim_s9[7:0]	000000	Radix	•	
			😐 🌃 sim_sA[7:0]	000000	Show Drivers		
			😐 🌃 sim_sB[7:0]	000000	Go To Source Co	ode	
			😐 🌃 sim_sC[7:0]	000000			
			😐 🍯 sim_sD[7:0]	001000:	Force Constant.		
🔉 🖧 Source	s		😐 📲 sim_sE[7:0]		Force Clock		
Simulation Object Properties		_ 🗆 🖻 ×		111111 0000000	Remove Force		
			im_spmoo[7:0]	000000	_		

Locate and select the KCPSM6 'processor'

Locate and select the 'Objects' of interest

Page 27




Having added various signals to the waveform window then it is generally easy to digest the information if you specify a suitable 'Radix'. For example, it is common practice to display the KCPSM6 program address and the register and scratch pad memory contents in Hexadecimal.

Hint – The assembler LOG file shows all values in Hexadecimal.


Values shown in hexadecimal followed by their original definitions enclosed in brackets

	Addr	Code		Instruction	deminitions enclosed
Address					
Audress	10A	00760	calc_1us_delay_count:	LOAD s7, s6 🖌	
\sim	10B	19706		SUB s7, 06[6'c	1]
	1 0C	01400		LOAD s4, 00[0'	[d]
	10D	11401	lus_divide_loop:	ADD s4, 01[1'c	1]
	10E	19704		SUB s7, 04[4'c	1] 🕨
	10F	3E10D		JUMP NC, 10D[1	us_divide_loop]

Hint – 'testbench_uart6_kc705.vhd' has been written in a style that has a pre-defined end after 5,000 clock cycles have been simulated to you can use the 'Run All' button to run the full simulation.



Hint – It can really help if you 'Float' the waveform window so that you can then make it much larger.



Hint – Zoom in or out using these
controls. Start with 'Zoom Fit' to
obtain an overall impression of
design activity.



Hint – Using the 'New Divider' option can be used to organise your waveforms into a nice display like this example.

KCPSM6											
🖬 📲 address[11:0]	015	01-	5 X	010	X	011	X	012	X	013	
🖭 📲 kcpsm6_opcode	"SUBCY sF, () <u>"JU</u>	MP NC, 010	" ("AD)	ງ ສ0, 01	" X "su	3 зC, OO	") '	'SUBCY sD, 20	<u> </u>	SUBCY
표 📲 kcpsm6_status[1	"A,NZ,NC,ID			"A,	NZ,NC,ID	"			"A, Z,NC,ID	<u>" </u>	
Register Contents											
	6b			6a		X					5b
⊞ 📲 sim_s1[7:0]	00								00		
	00								00		
simulator a	as seen in	the asse	embler LOG f Addr				Instru	ction			
			011 012 013 014	11001 19C00 1BD20 1BE1C 1BF00 3E010	set_ba	aud_rate_lo	SUB SC SUBCY SUBCY SUBCY	C, 00 sD, 20 sE, 1C sF, 00] et_baud_rate	_loop]	

This image shows the complete 5,000 clock cycle simulation. It can clearly be seen that KCPSM6 has taken 18.6425µs to compute the 'set_baud'rate' value which it has output to the BAUD rate generator circuit so that it can generate 'en_16_x_baud' pulses at the correct rate.

						18.642500 us
Name	Value	0 us	5 us	10 us	15 us	20 us
u cycle_count	3729					
🖫 dk200_p	1					
🗓 dk200_n	0					
¼auart_rx	1					
🖟 uart_tx	1					
set_baud_rate[7:	6с		00			6c
🖟 en_16_x_baud	1					
KCPSM6						
📲 address[11:0]	017					
<pre>kcpsm6_opcode[]</pre>						
📲 kcpsm6_status[1:	"A,NZ, C,I		01010			() (A,NZ, C,
Register Contents						
📲 sim_s0[7:0]	6c					
📲 sim_s1[7:0]	00			00		
	00	(00		
- 	00	(00		
📲 sim_s4[7:0]	00	(00		
📲 sim_s5[7:0]	00	(00			=()()()(\$f)(
🣲 sim_s6[7:0]	00	(00		
- 	00	(00		
	00	(00		
	00			00		
	00		00			• • • • • • • • • • • • • • • • • • •
	00		00			02
	00				0	1
	22					22
	f2					f2
📲 sim_sF[7:0]	ff	00 \ 01 \ 02 \ 03 \ 04	05 06 07 08 09	<u>) 0a) 0b)))</u>)		ff
Scratch Pad Memory						
📲 sim_spm3D[7:0]	00			00		
	00			00		
	00			00		

Questions – Why does 's0' sometimes contain unknown values (i.e. 'X')? Why is this valid and expected behaviour in this case?