FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
basic_verilog/XilinxBoardStore_with_Alveo_cards_support/utility
History
Konstantin Pavlov 06c2498504 Added xilinx board store
2022-12-14 13:59:33 +03:00
..
add_xitem_entry.py
Added xilinx board store
2022-12-14 13:59:33 +03:00
generate_xitem_json.py
Added xilinx board store
2022-12-14 13:59:33 +03:00