FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
basic_verilog/example_projects/gowin_fmax_test_prj_template_v1
History
Konstantin Pavlov b4c6697703 Added Fmax test project for Gowin
2022-05-16 18:56:57 +03:00
..
impl
Added Fmax test project for Gowin
2022-05-16 18:56:57 +03:00
ip/sys_pll
Added Fmax test project for Gowin
2022-05-16 18:56:57 +03:00
src
Added Fmax test project for Gowin
2022-05-16 18:56:57 +03:00
.gitignore
Added Fmax test project for Gowin
2022-05-16 18:56:57 +03:00
clean_gowin.bat
Added Fmax test project for Gowin
2022-05-16 18:56:57 +03:00
test.gprj
Added Fmax test project for Gowin
2022-05-16 18:56:57 +03:00