FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity
basic_verilog/example_projects/vivado_test_prj_template_v3
History
Konstantin Pavlov e1412c080b Change some pins to I and IO for convinience
2024-07-02 16:01:04 +03:00
..
src
Change some pins to I and IO for convinience
2024-07-02 16:01:04 +03:00
test.srcs/sources_1/ip
Add missed IPs
2024-05-28 10:30:29 +03:00
.gitignore
Fixed Vivado gitignore
2024-05-28 10:28:40 +03:00
clean_vivado.bat
Updated test prj up to Vivado 2021.2
2022-12-12 03:10:17 +03:00
test.xpr
Updated test prj up to Vivado 2021.2
2022-12-12 03:10:17 +03:00