FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity
basic_verilog/scripts/mem_writer_examples/16x32bit_linear.mem
Konstantin Pavlov c6d4f60bca Updated mem_writer scripts and example output
2022-04-05 18:39:41 +03:00

17 lines
80 B
Plaintext
Raw Permalink Blame History

0000
0001
0002
0003
0004
0005
0006
0007
0008
0009
000A
000B
000C
000D
000E
000F
Reference in New Issue View Git Blame Copy Permalink