mirror of
https://github.com/pConst/basic_verilog.git
synced 2025-01-14 06:42:54 +08:00
35 lines
759 B
Systemverilog
35 lines
759 B
Systemverilog
//------------------------------------------------------------------------------
|
|
// bin2gray.sv
|
|
// Konstantin Pavlov, pavlovconst@gmail.com
|
|
//------------------------------------------------------------------------------
|
|
|
|
// INFO ------------------------------------------------------------------------
|
|
// Gray code to binary converter
|
|
// Combinational design
|
|
|
|
|
|
/* --- INSTANTIATION TEMPLATE BEGIN ---
|
|
|
|
bin2gray #(
|
|
.WIDTH( 32 )
|
|
) BG1 (
|
|
.bin_in( ),
|
|
.gray_out( )
|
|
);
|
|
|
|
--- INSTANTIATION TEMPLATE END ---*/
|
|
|
|
module bin2gray #( parameter
|
|
WIDTH = 32
|
|
)(
|
|
input [WIDTH-1:0] bin_in,
|
|
output logic[WIDTH-1:0] gray_out
|
|
);
|
|
|
|
always_comb begin
|
|
gray_out[WIDTH-1:0] = bin_in[WIDTH-1:0]^(bin_in[WIDTH-1:0]>>1);
|
|
end
|
|
|
|
endmodule
|
|
|