This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
basic_verilog
Watch
1
Star
0
Fork
0
You've already forked basic_verilog
mirror of
https://github.com/pConst/basic_verilog.git
synced
2025-02-04 07:12:56 +08:00
Code
Issues
Releases
Wiki
Activity
basic_verilog
/
example_projects
/
vivado_test_prj_template
History
Konstantin Pavlov
6c5ef366e7
Added Vivado quick project template
2021-11-01 14:48:05 +03:00
..
scripts
Added Vivado quick project template
2021-11-01 14:48:05 +03:00
src
Added Vivado quick project template
2021-11-01 14:48:05 +03:00
vivado_test_prj_template.ip_user_files
Added Vivado quick project template
2021-11-01 14:48:05 +03:00
vivado_test_prj_template.srcs/sources_1/ip
/clk_wiz_0
Added Vivado quick project template
2021-11-01 14:48:05 +03:00
.gitignore
Added Vivado quick project template
2021-11-01 14:48:05 +03:00
README.md
Added Vivado quick project template
2021-11-01 14:48:05 +03:00
vivado_test_prj_template.xpr
Added Vivado quick project template
2021-11-01 14:48:05 +03:00
README.md
Base project for AT701 board
