mirror of
https://github.com/pConst/basic_verilog.git
synced 2025-01-28 07:02:55 +08:00
32 lines
1.3 KiB
Plaintext
32 lines
1.3 KiB
Plaintext
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Copyright (C) 2017 Intel Corporation. All rights reserved.
|
|
# Your use of Intel Corporation's design tools, logic functions
|
|
# and other software and tools, and its AMPP partner logic
|
|
# functions, and any output files from any of the foregoing
|
|
# (including device programming or simulation files), and any
|
|
# associated documentation or information are expressly subject
|
|
# to the terms and conditions of the Intel Program License
|
|
# Subscription Agreement, the Intel Quartus Prime License Agreement,
|
|
# the Intel MegaCore Function License Agreement, or other
|
|
# applicable license agreement, including, without limitation,
|
|
# that your use is for the sole purpose of programming logic
|
|
# devices manufactured by Intel and sold by Intel or its
|
|
# authorized distributors. Please refer to the applicable
|
|
# agreement for further details.
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Quartus Prime
|
|
# Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
|
|
# Date created = 11:22:30 September 26, 2018
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
|
|
QUARTUS_VERSION = "17.0"
|
|
DATE = "11:22:30 September 26, 2018"
|
|
|
|
# Revisions
|
|
|
|
PROJECT_REVISION = "test"
|