mirror of
https://github.com/pConst/basic_verilog.git
synced 2025-01-14 06:42:54 +08:00
11 lines
95 B
Verilog
11 lines
95 B
Verilog
|
|
`ifndef TITLE
|
|
`define TITLE "title"
|
|
`endif
|
|
|
|
module one;
|
|
|
|
initial $display(`TITLE);
|
|
|
|
endmodule
|