mirror of
https://github.com/pConst/basic_verilog.git
synced 2025-01-28 07:02:55 +08:00
7 lines
155 B
Tcl
7 lines
155 B
Tcl
|
|
# main reference clock, 100 MHz
|
|
create_clock -period 10.000 -waveform { 0.000 5.000 } [get_ports {clk}]
|
|
|
|
derive_pll_clocks
|
|
derive_clock_uncertainty
|