FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity
basic_verilog/scripts/mem_writer_examples/16x32bit_random.mem
Konstantin Pavlov c6d4f60bca Updated mem_writer scripts and example output
2022-04-05 18:39:41 +03:00

17 lines
80 B
Plaintext
Raw Blame History

2F47
1C19
69F9
658F
4AEF
11EB
1738
0526
0529
563E
1824
0B16
6FBD
64F1
1962
7CB4
Reference in New Issue View Git Blame Copy Permalink