mirror of
https://github.com/pConst/basic_verilog.git
synced 2025-01-28 07:02:55 +08:00
27 lines
670 B
Verilog
27 lines
670 B
Verilog
//--------------------------------------------------------------------------------
|
||
// ClkDivider.v
|
||
// Konstantin Pavlov, pavlovconst@gmail.com
|
||
//--------------------------------------------------------------------------------
|
||
|
||
// INFO --------------------------------------------------------------------------------
|
||
// <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>.
|
||
// <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <20><><EFBFBD><EFBFBD><EFBFBD> <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> <20> <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>.
|
||
|
||
module ClkDivider(clk,nrst,out);
|
||
|
||
input wire clk;
|
||
input wire nrst;
|
||
output reg [(WIDTH-1):0] out = 0;
|
||
|
||
parameter WIDTH = 32;
|
||
|
||
always @ (posedge clk) begin
|
||
if (~nrst) begin
|
||
out <= 0;
|
||
end
|
||
else begin
|
||
out <= out + 1;
|
||
end
|
||
end
|
||
|
||
endmodule |