mirror of
https://github.com/pConst/basic_verilog.git
synced 2025-01-28 07:02:55 +08:00
41 lines
1.7 KiB
PHP
41 lines
1.7 KiB
PHP
// Copyright 2007 Altera Corporation. All rights reserved.
|
|
// Altera products are protected under numerous U.S. and foreign patents,
|
|
// maskwork rights, copyrights and other intellectual property laws.
|
|
//
|
|
// This reference design file, and your use thereof, is subject to and governed
|
|
// by the terms and conditions of the applicable Altera Reference Design
|
|
// License Agreement (either as signed by you or found at www.altera.com). By
|
|
// using this reference design file, you indicate your acceptance of such terms
|
|
// and conditions between you and Altera Corporation. In the event that you do
|
|
// not agree with such terms and conditions, you may not use the reference
|
|
// design file and please promptly destroy any copies you have made.
|
|
//
|
|
// This reference design file is being provided on an "as-is" basis and as an
|
|
// accommodation and therefore all warranties, representations or guarantees of
|
|
// any kind (whether express, implied or statutory) including, without
|
|
// limitation, warranties of merchantability, non-infringement, or fitness for
|
|
// a particular purpose, are specifically disclaimed. By making this reference
|
|
// design file available, Altera expressly does not recommend, suggest or
|
|
// require that this reference design file be used in combination with any
|
|
// other product not provided by Altera.
|
|
/////////////////////////////////////////////////////////////////////////////
|
|
|
|
// helper function to identify
|
|
// the most significant bit where upper is 1 and
|
|
// lower is 0.
|
|
|
|
function integer highest_10;
|
|
input integer upper;
|
|
input integer lower;
|
|
integer log2_upper;
|
|
integer j;
|
|
begin
|
|
highest_10 = 0;
|
|
log2_upper = log2 (upper);
|
|
for (j=0; j<log2_upper; j=j+1)
|
|
begin
|
|
if (upper[j] && !lower[j])
|
|
highest_10 = j;
|
|
end
|
|
end
|
|
endfunction |