FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-28 07:02:55 +08:00
Code Issues Releases Wiki Activity
basic_verilog/example_projects/quartus_test_prj_template_v4.7z
Konstantin Pavlov 322fa85652 Updated test projects to support dev boards
2022-04-05 18:35:04 +03:00

128 KiB
Executable File
Raw History

View Raw