FPGA/basic_verilog
1
0
Fork 0
mirror of https://github.com/pConst/basic_verilog.git synced 2025-01-14 06:42:54 +08:00
Code Issues Releases Wiki Activity
basic_verilog/example_projects/testbench_template_tb
History
Konstantin Pavlov 66ff427e1e Added error suppression for Modelsim script
2022-04-25 01:03:37 +03:00
..
.gitignore
Added testbench template
2021-11-01 14:47:08 +03:00
c_rand.v
Added testbench template
2021-11-01 14:47:08 +03:00
clk_divider.sv
Added testbench template
2021-11-01 14:47:08 +03:00
compile.bat
Added testbench template
2021-11-01 14:47:08 +03:00
compile.tcl
Added error suppression for Modelsim script
2022-04-25 01:03:37 +03:00
delay.sv
Added testbench template
2021-11-01 14:47:08 +03:00
edge_detect.sv
Added testbench template
2021-11-01 14:47:08 +03:00
main_tb.sv
Added error suppression for Modelsim script
2022-04-25 01:03:37 +03:00