This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
basic_verilog
Watch
1
Star
0
Fork
0
You've already forked basic_verilog
mirror of
https://github.com/pConst/basic_verilog.git
synced
2025-02-04 07:12:56 +08:00
Code
Issues
Releases
Wiki
Activity
basic_verilog
/
00_obsolete
History
Konstantin Pavlov (fm)
6d933d2ea2
snake_case naming for clock divider and main testbench template
2018-12-11 15:42:09 +03:00
..
ClkDivider.v
Combinational implementation of EdgeDetector with zero latency
2018-12-04 12:33:26 +03:00
DynDelay.v
snake_case naming for clock divider and main testbench template
2018-12-11 15:42:09 +03:00
EdgeDetect.sv
Combinational implementation of EdgeDetector with zero latency
2018-12-04 12:33:26 +03:00
EdgeDetect.v
Combinational implementation of EdgeDetector with zero latency
2018-12-04 12:33:26 +03:00
main_tb.v
Updated EdgeDetect module instantiation
2018-12-07 11:26:03 +03:00
StaticDelay.v
snake_case naming for clock divider and main testbench template
2018-12-11 15:42:09 +03:00
