mirror of
https://github.com/pConst/basic_verilog.git
synced 2025-01-28 07:02:55 +08:00
50 lines
1001 B
Verilog
50 lines
1001 B
Verilog
//--------------------------------------------------------------------------------
|
|
// SetReset.v
|
|
// Konstantin Pavlov, pavlovconst@gmail.com
|
|
//--------------------------------------------------------------------------------
|
|
|
|
// INFO --------------------------------------------------------------------------------
|
|
// SR trigger variant
|
|
// No metastable state. RESET dominates here
|
|
|
|
|
|
/* SetReset SR1 (
|
|
.clk(),
|
|
.nrst(),
|
|
.s(),
|
|
.r(),
|
|
.q(),
|
|
.nq()
|
|
);
|
|
defparam SR1.WIDTH = 1; */
|
|
|
|
|
|
module SetReset(clk,nrst,s,r,q,nq);
|
|
|
|
input wire clk;
|
|
input wire nrst;
|
|
input wire [(WIDTH-1):0] s;
|
|
input wire [(WIDTH-1):0] r;
|
|
output reg [(WIDTH-1):0] q = 0; // also "present state"
|
|
output wire [(WIDTH-1):0] nq;
|
|
|
|
parameter WIDTH = 1;
|
|
|
|
assign
|
|
nq[(WIDTH-1):0] = ~q[(WIDTH-1):0];
|
|
|
|
integer i;
|
|
|
|
always @ (posedge clk) begin
|
|
if (~nrst) begin
|
|
q <= 0;
|
|
end
|
|
else begin
|
|
for (i=0; i<WIDTH; i=i+1) begin
|
|
if (s[i]) q[i] = 1;
|
|
if (r[i]) q[i] = 0;
|
|
end
|
|
end // else
|
|
end
|
|
|
|
endmodule |