This website requires JavaScript.
Explore
Help
Sign In
FPGA
/
basic_verilog
Watch
1
Star
0
Fork
0
You've already forked basic_verilog
mirror of
https://github.com/pConst/basic_verilog.git
synced
2025-02-04 07:12:56 +08:00
Code
Issues
Releases
Wiki
Activity
basic_verilog
/
gitignores
History
Konstantin Pavlov
2388fd3d54
Removed obsolete files. Updated scripts
2022-06-01 17:53:44 +03:00
..
.gitignore_gowin
Added gitignore and clen script for Gowin IDE projects
2022-05-16 18:58:36 +03:00
.gitignore_modelsim
Added gitignore and clen script for Gowin IDE projects
2022-05-16 18:58:36 +03:00
.gitignore_quartus
Added gitignore and clen script for Gowin IDE projects
2022-05-16 18:58:36 +03:00
.gitignore_vivado
Removed obsolete files. Updated scripts
2022-06-01 17:53:44 +03:00
